[POWER CONNECTION OF CIRCUIT] HIGH SPEED CELL LOW POWER CELL VDDH -VDDH -**VBP VBP** VDDL -VDDL -MP0 MP1 Vthp0 Vthp1 IN0 OUT0 IN1 -+ OUT1 Vthn0 Vthn1 MN0 MN₁ VSSL -VSSL -**VBN VBN** VSSH -VSSH -2

FIG. 2




FIG. 3







FIG. 4

[DECREASE IN LEAK CURRENT BY INCREASE IN THRESHOLD VOLTAGE]








FIG. 6








FIG. 8




FIG. 9(A)

[CASE USING ONLY LOW POWER CELLS]




FIG. 9(B)

[CASE USING HIGH SPEED CELL FOR CRITICAL PATH]




FIG. 10(A)




FIG. 10(B)




FIG. 10(C)

AFTER COMPLETION OF REPLACEMENT





FIG. 11



[FLIP FLOP WITH LEVEL SHIFTING FUNCTION]




FIG. 13




FIG. 14




FIG. 15(A)




FIG. 15(B)




FIG. 15(C)






FIG. 15(D)








FIG. 18




FIG. 19(A)







FIG. 19(B)

[CELL LAYOUT OF THE INVENTION]












FIG. 23











FIG. 26



[POWER CONNECTION OF CIRCUIT]








FIG. 30

